




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 13/16	A2	(11) International Publication Number: WO 97/27547 (43) International Publication Date: 31 July 1997 (31.07.97)
(21) International Application Number: PCT/IB96/01499 (22) International Filing Date: 20 December 1996 (20.12.96) (30) Priority Data: 9601693.6 27 January 1996 (27.01.96) GB (71) Applicant (for all designated States except US): MOTOROLA ISRAEL LIMITED [IL/IL]; 16 Kremenetski Street, 67899 Tel Aviv (IL). (72) Inventors; and (75) Inventors/Applicants (for US only): GALANTI, David [IL/IL]; 51 Sachlav Street, 42000 Natania (IL). ZMORA, Eitan [IL/IL]; 9/10 Netiv Hamazalot Street, 97830 Jerusalem (IL). GOREN, Avner [IL/IL]; 4 Sitvanit, Givat-tal, 40800 Rosh- haayin (IL).		(81) Designated States: CN, JP, KR, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>Without international search report and to be republished upon receipt of that report.</i>

(54) Title: DYNAMIC RAM IN A MICROPROCESSOR SYSTEM**(57) Abstract**

A microprocessor has RAS and CAS outputs for exclusive coupling, via a bus, to RAS and CAS inputs of a private DRAM. The microprocessor has a DRAM Control Register having at least one bit which is set to designate whether the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit for controlling functions of the microprocessor according to whether the DRAM is private to it.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

DYNAMIC RAM IN A MICROPROCESSOR SYSTEM

Field of the Invention

5 This invention relates to microprocessors, and more particularly to microprocessors for use in systems with Dynamic Random Access Memories (DRAMs).

Background of the Invention

10 In many known processing systems there are several processors, or other circuits which include a processing unit (hereinafter referred to as masters), which are coupled to a common bus so that they can all access various slave devices also coupled to the bus, such as various types of memory devices, e.g.
15 DRAMs, Static Random Access Memories (SRAMs), Read Only Memories (ROMs), or other types of peripheral devices, e.g. storage devices or communications interfaces. In some instances, however, a particular DRAM is only ever accessed by a single master device, so that it can be considered proprietary or private to that one master device.

20 The DRAMs are provided with Row Access Strobe (RAS) and Column Access Strobe (CAS) line inputs which are used for addressing a particular memory cell by its row and column address for both reading the cell and writing to the cell. A feature of the use of the RAS and CAS lines for addressing is that the
25 RAS input is used to designate a so-called page of the DRAM, while the CAS input designates a particular location or address within that page, so that, as long as successive cells to be addressed are within the same page (so-called fast page mode), only the CAS input need be changed and the RAS input can remain asserted but does not need to be read each time, thus shortening the
30 access cycle. This can only happen, of course, as long as the same master device has control of the bus, so that it can be sure that no other master device has accessed another page of the DRAM in between two of its accesses. Thus, every time the master device gains bus control, it must address using both RAS and CAS lines (so-called out-of-page access), which
35 involves more time.

Furthermore, as is well known, DRAMs need to be refreshed in order for them to maintain the data in their memory cells, and this can be done by enabling

-2-

first the CAS input and then the RAS input, instead of the RAS input first followed by the CAS input, as is done for addressing. Such refreshing needs to be done regularly so that the master device which controls the refreshing must obtain bus control, perform the refreshing and then relinquish control of the bus. This uses up valuable bus time, which could have been used by other master devices.

The present invention therefore seeks to provide a microprocessor for use with a private DRAM which overcomes, or at least reduces the above-mentioned problems of the prior art. The term "microprocessor" hereafter is intended to include all master devices.

Summary of the Invention

According to a first aspect of the present invention, there is provided a microprocessor having at least RAS and CAS outputs for exclusive coupling, via a bus, to RAS and CAS inputs of a private DRAM, the microprocessor comprising a DRAM Control Register having at least one bit which is set to designate whether the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit for controlling functions of the microprocessor according to whether the DRAM is private to it.

In one embodiment, the control logic circuit controls a DRAM refresh function of the microprocessor such that the microprocessor performs the DRAM refresh function using the RAS and CAS outputs without issuing a request for, nor assuming, control of the bus, when the one bit is set to indicate that the DRAM is private.

In another embodiment, the control logic circuit controls a DRAM addressing function of the microprocessor to allow the microprocessor to relinquish control of the bus without releasing the RAS and CAS lines, thereby allowing fast page mode access to the DRAM the next time the microprocessor has control of the bus, when the one bit is set to indicate that the DRAM is private.

According to a second aspect of the present invention, there is provided a system comprising a microprocessor having address, control, data, RAS and

CAS pins respectively coupled to address, control, data, RAS and CAS lines of a bus, at least one DRAM having address, control, data, RAS and CAS pins respectively coupled to the address, control, data, RAS and CAS lines of the bus, the DRAM being private to the microprocessor and the RAS and CAS pins of the DRAM and the microprocessor being logically tied together so that the microprocessor cannot access any other DRAM and the DRAM cannot be accessed by any other microprocessor, the microprocessor comprising a DRAM Control Register having at least one bit which is set to designate that the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit, the control logic circuit controlling a DRAM refresh function of the microprocessor such that the microprocessor performs the DRAM refresh function using the RAS and CAS lines of the bus without issuing a request for, nor assuming, control of the bus, when the bit is set, and the control logic circuit controlling a DRAM addressing function of the microprocessor, when the bit is set to allow the microprocessor, if desired, to relinquish control of the bus without releasing the RAS and CAS lines, thereby allowing in-page access to the DRAM the next time the microprocessor has control of the bus.

In this way, the DRAM is able to be refreshed while the processor is not the bus master, and may be accessed in fast 'page mode' immediately after gaining mastership, without the need to drive row address on the address bus, and to assert RAS before.

Brief Description of the Drawings

One embodiment of the invention will now be more fully described, by way of example, with reference to the drawings, in which:

FIG. 1 shows a processor and DRAM arrangement according to the invention;

FIG. 2 shows a timing diagram for a refresh function for the processor and DRAM of FIG. 1; and,

FIG. 3 shows a timing diagram for a prior art addressing function of a processor and DRAM.

-4-

FIG. 4 shows a timing diagram for a fast page mode addressing function for the processor and DRAM of FIG. 1.

5 Detailed Description of a Preferred Embodiment

Referring to FIG.1, there is shown a processor and DRAM arrangement 10. A processor 15 comprises a programmable register 20, which is termed DCR (DRAM Control Register). The DCR 20 contains a status bit 30. The
10 processor is coupled to various other devices via a bus 25. The bus 25 includes a bus grant (BG) line, a bus busy (BB) line and a bus request (BR) line, and is managed by an arbitrator (not shown).

A bus master 35 of the arrangement, is coupled to the bus 25 and includes a
15 bus control block 40, which provides control of the bus. A DRAM 45 is also coupled to the bus 25 and includes a DRAM control block 50, which provides control of the DRAM 45. The DRAM 45 has RAS and CAS lines (not shown). If the status bit 30 of the DCR 20 is set, then the DRAM 45 is effectively private to the processor 15, and the RAS and CAS lines are driven exclusively
20 by the processor 15.

The bus control block 40 includes a bus grant (BG) input 60, a bus busy (BB) output 65 and a bus request (BR) 70 output coupled to the respective lines of the bus 25. The DRAM control block has outputs CAS 80 and RAS 75, to
25 control the CAS and RAS lines of the DRAM 45. The status bit 30 of the DCR 20 is arranged to be read in parallel by the bus control block 40 and the DRAM control block 50, via the bus 25.

In operation, and referring now also to FIG.2, there is shown a refresh
30 sequence, which does not require mastership of the bus 25 by the processor 15. All control lines shown are pull-up (logical 1=low voltage level).

Section 100 shows the bus release in which BR 70 is negated at the end of bus activity, BG 60 is negated by the arbitrator, and as a result BB 65 is negated
35 by the processor 15. After the negation of BB 65, in section 200, all the processor 15 outputs become tristate (floating). Another processor (not shown) becomes master of the bus 25, and it asserts BB 65 to signal it's

-5-

mastership. If the bit 30 is set in the DCR 20, the RAS 75 and CAS 80 lines continue to be driven by the processor 15, and do not become tristate.

In section 300 the DRAM control block 50 keeps driving the RAS line 75 asserted, when mastership is lost, as it was asserted before. Then the DRAM control block 50 starts the refresh operation (driving CAS 80 before RAS 75) immediately as the need is detected, the control block 40 controlling a DRAM refresh function of the processor 15 such that the processor 15 performs the DRAM refresh function using the RAS 75 and CAS 80 lines of the bus 25 without issuing a request for, nor assuming, control of the bus 25. The refresh is performed by asserting CAS 80 before RAS 75.

In contrast a prior art arrangement requests mastership of the bus when the need to refresh the external DRAM is detected. Mastership has then to be granted before the actual refresh starts. This is also the case if the status bit 30 is not set.

Referring now also to FIG.3 and FIG.4, there is shown the possibility to do first access of the DRAM 45 after mastership is gained, as 'page mode' access. Sections 101, 201, 301 and 401 of FIG.3 represent stages in a prior art arrangement. Sections 102, 202, 302 and 402 of FIG.4 represent stages found in the 'page mode' access.

In sections 101 and 102 the row address is driven, and RAS 75 is asserted. In sections 201 and 202 two column addresses are driven one after the other, and CAS 80 is asserted and negated accordingly. Near the end of this period BG 60 is negated to signal that bus mastership is lost by the processor 15.

If the status bit 30 of the DCR 20 is set, then in section 302 the bus 25 is released, RAS 75 is kept driven active and CAS 80 is kept driven negated. In a prior art arrangement as shown in section 301 RAS 75 is first negated, then tristated, CAS 80, being already negated, and now tristated.

In time period 402 the bus mastership is owned again by the processor 15, which starts immediately with column address driving, followed by CAS 80 assertion, and so on, thus the access time of the first access is much shorter.

-6-

In contrast, a prior art DRAM control block performs a complete access routine, as shown in section 401, with all the needed stages, row address driving, RAS assertion, column address driving, CAS assertion, etc. Again, this is also the case if the status bit 30 is not set.

5

It will be appreciated that although only one particular embodiment of the invention has been described in detail, various modifications and improvements can be made by a person skilled in the art without departing from the scope of the present invention.


Claims

1. A microprocessor having at least RAS and CAS outputs for exclusive
5 coupling, via a bus, to RAS and CAS inputs of a private DRAM, the
microprocessor comprising a DRAM Control Register having at least one bit
which is set to designate whether the DRAM is private to the microprocessor,
a read circuit which reads the one bit and determines whether the bit is set,
and a control logic circuit coupled to the read circuit for controlling functions of
10 the microprocessor according to whether the DRAM is private to it.
2. The microprocessor of claim 1, wherein the control logic circuit controls
a DRAM refresh function of the microprocessor such that the microprocessor
performs the DRAM refresh function using the RAS and CAS outputs without
15 issuing a request for, nor assuming, control of the bus, when the one bit is set
to indicate that the DRAM is private.
3. The microprocessor of claim 1 wherein the control logic circuit controls
a DRAM addressing function of the microprocessor to allow the
20 microprocessor to relinquish control of the bus without releasing the RAS and
CAS lines, thereby allowing fast page mode access to the DRAM the next time
the microprocessor has control of the bus, when the one bit is set to indicate
that the DRAM is private.
- 25 4. A microprocessor system comprising:
a microprocessor having address, control, data, RAS and CAS pins
respectively coupled to address, control, data, RAS and CAS lines of a bus; at
least one DRAM having address, control, data, RAS and CAS pins
respectively coupled to the address, control, data, RAS and CAS lines of the
30 bus, the DRAM being private to the microprocessor and the RAS and CAS
pins of the DRAM and the microprocessor being logically tied together so that
the microprocessor cannot access any other DRAM and the DRAM cannot be
accessed by any other microprocessor;
wherein the microprocessor comprises a DRAM Control Register having at
35 least one bit which is set to designate that the DRAM is private to the
microprocessor, a read circuit which reads the one bit and determines whether
the bit is set, and a control logic circuit coupled to the read circuit, the control
logic circuit controlling a DRAM refresh function of the microprocessor such

-8-

- that the microprocessor performs the DRAM refresh function using the RAS and CAS lines of the bus without issuing a request for, nor assuming, control of the bus, when the bit is set, and the control logic circuit controlling a DRAM addressing function of the microprocessor, when the bit is set to allow the
- 5 microprocessor, if desired, to relinquish control of the bus without releasing the RAS and CAS lines, thereby allowing in-page access to the DRAM the next time the microprocessor has control of the bus.

1 / 3

*FIG. 1*

2 / 3




FIG. 2





FIG. 4




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 13/42		A3	(11) International Publication Number: WO 97/27547
			(43) International Publication Date: 31 July 1997 (31.07.97)
(21) International Application Number: PCT/IB96/01499		(81) Designated States: CN, JP, KR, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 20 December 1996 (20.12.96)			
(30) Priority Data: 9601693.6 27 January 1996 (27.01.96) GB		Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	
(71) Applicant (for all designated States except US): MOTOROLA ISRAEL LIMITED [IL/IL]; 16 Kremenetski Street, 67899 Tel Aviv (IL).		(88) Date of publication of the international search report: 16 October 1997 (16.10.97)	
(72) Inventors; and (75) Inventors/Applicants (for US only): GALANTI, David [IL/IL]; 51 Sachlav Street, 42000 Natania (IL). ZMORA, Eitan [IL/IL]; 9/10 Netiv Hamazalot Street, 97830 Jerusalem (IL). GOREN, Avner [IL/IL]; 4 Sitvanit, Givat-tal, 40800 Rosh-haayin (IL).			

(54) Title: DYNAMIC RAM IN A MICROPROCESSOR SYSTEM

(57) Abstract

A microprocessor has RAS and CAS outputs for exclusive coupling, via a bus, to RAS and CAS inputs of a private DRAM. The microprocessor has a DRAM Control Register having at least one bit which is set to designate whether the DRAM is private to the microprocessor, a read circuit which reads the one bit and determines whether the bit is set, and a control logic circuit coupled to the read circuit for controlling functions of the microprocessor according to whether the DRAM is private to it.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/IB 96/01499

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 G06F13/42

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 G06F G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 597 307 A (HITACHI LTD ;HITACHI MICROCOMPUTER SYST (JP); HITACHI VLSI ENG (JP) 18 May 1994 see page 6, line 32 - page 7, line 25 see page 8, line 7 - page 9, line 44 see page 11, line 12 - line 41 see abstract; claim 1; figures 6,35 ---	1-4
A	US 5 394 541 A (CHESLEY GILMAN ET AL) 28 February 1995 see column 1, line 20 - line 34 see column 2, line 52 - line 68 ---	1-4
A	EP 0 183 231 A (HITACHI LTD) 4 June 1986 see page 1, line 7 - page 2, line 12 see page 4, line 23 - page 5, line 11 see abstract; claims 1-3; figure 1 -----	1,4

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

18 August 1997

Date of mailing of the international search report

02.09.97

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Nguyen Xuan Hiep, C

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB 96/01499

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0597307 A	18-05-94	JP 6150023 A	31-05-94
		US 5530965 A	25-06-96

US 5394541 A	28-02-95	US 5283877 A	01-02-94
		EP 0549139 A	30-06-93
		JP 6266607 A	22-09-94
		GB 2246219 A,B	22-01-92
		HK 61195 A	05-05-95
		JP 5204773 A	13-08-93

EP 0183231 A	04-06-86	JP 6042263 B	01-06-94
		JP 61127056 A	14-06-86
		DE 3587116 A	01-04-93
		HK 28696 A	23-02-96
		KR 9402086 B	17-03-94
		KR 9402076 B	16-03-94
		KR 9500124 B	10-01-95
		SG 9590578 A	01-09-95
		US 5021951 A	04-06-91
		US 4792891 A	20-12-88
